


## Features

- Dual output  
5 V ( $\pm 2\%$ ), 320mA and 2.6 V<sup>1)</sup> ( $\pm 4\%$ ), 300mA or  
5 V ( $\pm 2\%$ ), 320mA and 3.3 V ( $\pm 3\%$ ), 300mA
- Ultra low quiescent current consumption < 55  $\mu$ A
- Inhibit function
- Very low dropout voltage
- Reset with power-on delay
- Early Warning comparator
- Window watchdog
- Power sequencing for dual voltage  $\mu$ C
- Output protected against short circuit
- Wide operation range: up to 45 V
- Wide temperature range: -40 °C to 150 °C
- Overtemperature protection
- Overload protection



## Functional Description

The TLE 7469 is a monolithic integrated voltage regulator with two voltage outputs specially designed to supply microcontrollers with dual supply voltage: 2.6 V<sup>1)</sup> or 3.3 V core and 5 V I/O voltage like the Infineon XC164 and XC161.

1) 2.5 V nominal specification range of most  $\mu$ Cs is compatible with the 2.6 V output voltage range of the TLE 7469.

Type	Ordering Code	Package
TLE 7469 GV52	Q67007-A9689	P-DSO-12-4
TLE 7469 GV53	Q67007-A9690	P-DSO-12-4

The voltage regulator features an integrated reset circuitry which monitors the 2.6 V/ 3.3 V supply voltage. At power on the reset checks both supply voltages and performs the power-on reset with an adjustable delay time. The voltage difference is kept in the range  $-0.5 \text{ V} < (V_{Q1} - V_{Q2}) < 3.0 \text{ V}$  even during power-on and power-down time enabling save  $\mu\text{C}$  operation without external clamping. Using the integrated early warning comparator an external voltage can be supervised. An integrated output sink current circuitry keeps the voltage at the Q1 pin below 5.5 V even when reverse currents are applied. Thus connected devices are protected from overvoltage damage. The regulator can be shut down via the Inhibit input causing the current consumption to drop below 9  $\mu\text{A}$ .

The TLE 7469 is designed for use under the severe conditions of automotive applications, and is therefore equipped with protection functions against overload, short circuit and overtemperature. It operates in the wide junction temperature range from  $-40 \text{ }^\circ\text{C}$  to  $150 \text{ }^\circ\text{C}$  and offers the low quiescent current consumption required for body applications.

For applications requiring extremely low noise levels the Infineon voltage regulator family TLE 42XY and TLE 44XY is more suited than the TLE 7469. A mV-range output noise on the TLE 7469 caused by the charge pump operation is unavoidable due to the ultra low quiescent current concept.





Figure 1 Block Diagram



**Figure 2 Pin Configuration (top view)**

**Table 1 Pin Definitions and Functions**

Pin No.	Symb.	Function
1	I1	<b>Input voltage 1</b> ; block to ground directly at the IC with a 100 nF ceramic capacitor
2	$\overline{\text{INH}}$	<b>Inhibit Input</b> ; low level disables the IC. Integrated pull-down resistor
3	Q1	<b>Output voltage 1</b> ; 5.0 V, block to GND with a capacitor $C_{Q1} \geq 1 \mu\text{F}$ , ESR < 6 $\Omega$ at 10 kHz
4	SO	<b>Sense output</b> ; Output of Early Warning Comparator, open collector output
5	WDI	<b>Watchdog Input</b> ; Trigger Input for Watchdog pulses
6, 11	GND	<b>Ground</b> ; Pin 6, 11 and heat slug must be connected to GND
7	DT	<b>DT Delay timing</b> ; connect to GND, Q1 or Q2 to select Reset and Watchdog timing
8	SI	<b>Sense input</b> ; Input for Early Warning comparator
9	RO	<b>Reset output</b> ; open collector output with integrated 20 k $\Omega$ pull-up resistor
10	Q2	<b>Output voltage 2</b> ; 2.6 V (TLE 7469 GV52), 3.3 V (TLE 7469 GV53); block to GND with a capacitor $C_{Q2} \geq 1 \mu\text{F}$ , ESR < 6 $\Omega$ at 10 kHz
12	I2	<b>Input voltage 2</b> ; block to ground directly at the IC with a 100 nF ceramic capacitor

**Table 2 Absolute Maximum Ratings**
 $-40\text{ °C} < T_j < 150\text{ °C}$ 

Parameter	Symbol	Limit Values		Unit	Remarks
		Min.	Max.		
<b>Input I1</b>					
Voltage	$V_{I1}$	-0.3	45	V	–
Current	$I_{I1}$	–	–	mA	Internally limited
<b>Input I2</b>					
Voltage	$V_{I2}$	-0.3	45	V	–
Current	$I_{I2}$	–	–	mA	Internally limited
<b>Output Q1</b>					
Voltage	$V_{Q1}$	-0.3	5.5	V	Permanent
Voltage	$V_{Q1}$	-0.3	6.2	V	$t < 10\text{ s}^{(1)}$
Current	$I_{Q1}$	–	2	mA	Internally limited
<b>Output Q2</b>					
Voltage	$V_{Q2}$	-0.3	5.5	V	Permanent
Voltage	$V_{Q2}$	-0.3	6.2	V	$t < 10\text{ s}^{(1)}$
Current	$I_{Q2}$	–	–	mA	Internally limited
<b>Inhibit Input <math>\overline{\text{INH}}</math></b>					
Voltage	$V_{\overline{\text{INH}}}$	-0.3	45	V	Observe current limit $I_{\overline{\text{INHmax}}}^{(2)}$
Current	$I_{\overline{\text{INH}}}$	-1	1	mA	–
<b>Reset Output RO</b>					
Voltage	$V_{\text{RO}}$	-0.3	5.5	V	Permanent
Voltage	$V_{\text{RO}}$	-0.3	6.2	V	$t < 10\text{ s}^{(1)}$
Current	$I_{\text{RO}}$	–	–	mA	internally limited
<b>Delay Timing DT</b>					
Voltage	$V_{\text{DT}}$	-0.3	5.5	V	Permanent
Voltage	$V_{\text{DT}}$	-0.3	6.2	V	$t < 10\text{ s}^{(1)}$
Current	$I_{\text{DT}}$	-5	5	mA	–

**Table 2 Absolute Maximum Ratings (cont'd)**
 $-40\text{ °C} < T_j < 150\text{ °C}$ 

Parameter	Symbol	Limit Values		Unit	Remarks
		Min.	Max.		
<b>Watchdog Input WDI</b>					
Voltage	$V_{WDI}$	-0.3	5.5	V	Permanent
Voltage	$V_{WDI}$	-0.3	6.2	V	$t < 10\text{ s}^{(1)}$
Current	$I_{WDI}$	–	–	mA	internally limited
<b>Sense Input SI</b>					
Voltage	$V_{SI}$	-0.3	45	V	Observe current limit $I_{SI\max}^{(2)}$
Current	$I_{SI}$	-1	1	mA	–
<b>Sense Output SO</b>					
Voltage	$V_{SO}$	-0.3	5.5	V	Permanent
Voltage	$V_{SO}$	-0.3	6.2	V	$t < 10\text{ s}^{(1)}$
Current	$I_{SO}$	–	–	mA	internally limited
<b>Temperatures</b>					
Junction temperature	$T_j$	–	150	°C	–
Storage temperature	$T_{stg}$	-50	150	°C	–

1) Exposure to these absolute maximum ratings for extended periods ( $t > 10\text{ s}$ ) may affect device reliability.

2) External resistor required to keep current below absolute maximum rating when voltages  $\geq 5.5\text{ V}$  are applied.

*Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit. Integrated protection functions are designed to prevent IC destruction under fault conditions. Fault conditions are considered as outside normal operating range. Protections functions are not designed for continuous repetitive operation.*

**Table 3 Operating Range**

Parameter	Symbol	Limit Values		Unit	Remarks
		Min.	Max.		
Input voltage	$V_{I1}$	5.6	45	V	–
Input voltage	$V_{I2}$	6.0	45	V	$V_{I1} > 8V$
Input voltage	$V_{I2}$	4.2	45	V	$V_{I1} < 8V$
Junction temperature	$T_j$	-40	150	°C	–

**Thermal Resistances P-DSO-12-4**

Junction case	$R_{thjc}$	–	4.4	K/W	–
Junction ambient	$R_{thj-a}$	–	107	K/W	PCB, only Footprint <sup>1)</sup>
Junction ambient	$R_{thj-a}$	–	58	K/W	PCB Heat Sink Area 300 mm <sup>2</sup> <sup>1)</sup>
Junction ambient	$R_{thj-a}$	–	48	K/W	PCB Heat Sink Area 600 mm <sup>2</sup> <sup>1)</sup>

1) Package mounted on PCB 80 × 80 × 1.5 mm<sup>3</sup>, 35μ Cu; 5μ Sn; zero airflow; 85 °C ambient temperature.

*Note: In the operating range the functions given in the circuit description are fulfilled.*

**Table 4 Electrical Characteristics**
 $V_{I1} = 13.5 \text{ V}; V_{I2} = 13.5 \text{ V}; -40 \text{ }^\circ\text{C} < T_j < 150 \text{ }^\circ\text{C};$  unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		Min.	Typ.	Max.		
<b>Output Q1</b>						
Output voltage	$V_{Q1}$	4.90	5.0	5.10	V	$1 \text{ mA} < I_{Q1} < 215 \text{ mA},$ $6 \text{ V} < V_{I1} < 16 \text{ V}$
Output current limitation	$I_{Q1}$	320	–	700	mA	$V_{Q1} = 4.0 \text{ V}$
Output drop voltage; $V_{DRQ1} = V_{I1} - V_{Q1}$	$V_{DRQ1}$	–	300	600	mV	$I_{Q1} = 215 \text{ mA}^1)$
Load regulation	$\Delta V_{Q1,Lo}$	–	25	60	mV	$1 \text{ mA} < I_{Q1} < 215 \text{ mA}$
Line regulation	$\Delta V_{Q1,Li}$	–	20	50	mV	$I_{Q1} = 1 \text{ mA},$ $10 \text{ V} < V_I < 28 \text{ V}$
Power Supply Ripple Rejection	$PSRR$	–	60	–	dB	$f_r = 100 \text{ Hz},$ $V_r = 1 \text{ Vpp}$
Reverse Output Current Protection	$V_{Q,REV}$	–	–	5.5	V	$I_{Q,REV} = 1 \text{ mA},$ $V_{INH} = 0 \text{ V}$
<b>Output Q2</b>						
Output voltage	$V_{Q2}$	2.50	2.60	2.70	V	$1 \text{ mA} < I_{Q2} < 200 \text{ mA},$ $6 \text{ V} < V_{I2} < 16 \text{ V},$ TLE 7469 GV52
Output voltage	$V_{Q2}$	3.20	3.30	3.40	V	$1 \text{ mA} < I_{Q2} < 200 \text{ mA},$ $6 \text{ V} < V_{I2} < 16 \text{ V},$ TLE 7469 GV53
Absolute differential voltage	$V_{Q1} - V_{Q2}$	-0.5	–	3.0	V	$V_{Q1}, V_{Q2} > 1 \text{ V}$
Output current limitation	$I_{Q2}$	300	–	500	mA	$V_{Q2} = 2.0 \text{ V}$
Load regulation	$\Delta V_{Q2,Lo}$	–	25	60	mV	$1 \text{ mA} < I_{Q2} < 200 \text{ mA}$
Line regulation	$\Delta V_{Q2,Li}$	–	20	50	mV	$I_{Q2} = 1 \text{ mA},$ $10 \text{ V} < V_I < 28 \text{ V}$
Power Supply Ripple Rejection	$PSRR$	–	60	–	dB	$f_r = 100 \text{ Hz},$ $V_r = 1 \text{ Vpp}$



**Table 4 Electrical Characteristics (cont'd)**
 $V_{I1} = 13.5 \text{ V}; V_{I2} = 13.5 \text{ V}; -40 \text{ }^\circ\text{C} < T_j < 150 \text{ }^\circ\text{C};$  unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		Min.	Typ.	Max.		
<b>Current Consumption</b>						
Quiescent current; $I_q = I_{I1} + I_{I2} - I_{Q1} - I_{Q2}$	$I_q$	–	–	55	$\mu\text{A}$	$I_{Q2} = I_{Q1} = 100 \mu\text{A},$ $T_j < 80 \text{ }^\circ\text{C}$
Quiescent current; inhibited	$I_q$	–	5	9	$\mu\text{A}$	$V_{\overline{\text{INH}}} = 0 \text{ V},$ $T_j < 80 \text{ }^\circ\text{C}$
<b>Inhibit Input <math>\overline{\text{INH}}</math></b>						
Turn-on Voltage	$V_{\overline{\text{INH}} \text{ ON}}$	–	–	3.1	V	$V_{Q1}$ & $V_{Q2}$ on
Turn-off Voltage	$V_{\overline{\text{INH}} \text{ OFF}}$	0.8	–	–	V	$V_{Q1}$ & $V_{Q2}$ off
H-input current	$I_{\overline{\text{INH}} \text{ ON}}$	–	3	4	$\mu\text{A}$	$V_{\overline{\text{INH}}} = 5 \text{ V}$
L-input current	$I_{\overline{\text{INH}} \text{ OFF}}$	–	0.5	1	$\mu\text{A}$	$V_{\overline{\text{INH}}} = 0 \text{ V}, T_j < 80 \text{ }^\circ\text{C}$
<b>Delay Timing DT</b>						
Threshold Fast Timing Select	$V_{\text{DT,FAST}}$	4.5	–	–	V	–
Threshold Slow Timing Select	$V_{\text{DT,SLOW}}$	2.3	–	3.3	V	TLE 7469 GV52
Threshold Slow Timing Select	$V_{\text{DT,SLOW}}$	2.3	–	3.6	V	TLE 7469 GV53
Threshold Watchdog Turn Off <sup>2)</sup>	$V_{\text{DT,OFF}}$	–	–	0.8	V	–
<b>Watchdog Input WDI</b>						
H-input voltage threshold	$V_{\text{WDIH}}$	–	–	3.0	V	–
L-input voltage threshold	$V_{\text{WDIL}}$	–	–	0.8	V	–
Watchdog sampling time	$t_{\text{sam}}$	0.20	0.25	0.30	ms	Fast Timing
		0.80	1.00	1.20	ms	Slow Timing
Ignore window time	$t_{\text{OW}}$	25.6	32.0	38.4	ms	Fast Timing
		102	128	154	ms	Slow Timing
Open window time	$t_{\text{OW}}$	25.6	32.0	38.4	ms	Fast Timing
		102	128	154	ms	Slow Timing

**Table 4 Electrical Characteristics (cont'd)**
 $V_{I1} = 13.5 \text{ V}; V_{I2} = 13.5 \text{ V}; -40 \text{ }^\circ\text{C} < T_j < 150 \text{ }^\circ\text{C};$  unless otherwise specified


Parameter	Symbol	Limit Values			Unit	Test Condition
		Min.	Typ.	Max.		
Closed window time	$t_{CW}$	25.6	32.0	38.4	ms	Fast Timing
		102	128	154	ms	Slow Timing
Window watchdog trigger time	$t_{WD}$	39.0	44.8	50.6	ms	Fast Timing
		156	179	202	ms	Slow Timing
<b>Reset Output RO</b>						
Reset switching threshold 2	$V_{RT2}$	2.35	2.38	2.48	V	TLE 7469 GV52, $V_{Q2}$ decreasing
Reset Headroom 2	$V_{RH2}$	130	190		mV	TLE 7469 GV52
Reset switching threshold 2	$V_{RT2}$	3.00	3.07	3.15	V	TLE 7469 GV53, $V_{Q2}$ decreasing
Reset Headroom 2	$V_{RH2}$	165	240		mV	TLE 7469 GV53
Reset hysteresis 2	$V_{RH2}$	–	45	–	mV	TLE 7469 GV52 <sup>3)</sup>
		–	60	–	mV	TLE 7469 GV53 <sup>4)</sup>
Reset switching threshold 1	$V_{RT1}$	4.50	4.65	4.80	V	$V_{Q1}$ decreasing
Reset hysteresis 1	$V_{RH1}$	–	90	–	mV	–
Reset sink current	$I_{RO}$	–	–	1	mA	$V_Q = 5 \text{ V}, V_{RO} = 0.5 \text{ V}$
Reset output low voltage	$V_{ROL}$	–	0.15	0.25	V	$V_{Q2} \geq 1 \text{ V}$
Reset high voltage	$V_{ROH}$	4.5	–	–	V	–
Integrated reset pull-up resistor	$R_{RO}$	10	20	40	k $\Omega$	Internally connected to Q1
Power-up Reset delay time	$T_{RD}$	6.0	8.0	10.0	ms	Fast Timing ( $V_{DT} \geq 4.5 \text{ V}$ )
		24.0	32.0	40	ms	Slow Timing ( $V_{DT} \leq 3.3 \text{ V}$ )
Reset Reaction Time	$T_{RR}$	–	10	26	$\mu\text{s}$	–

**Table 4 Electrical Characteristics (cont'd)**
 $V_{I1} = 13.5 \text{ V}; V_{I2} = 13.5 \text{ V}; -40 \text{ }^\circ\text{C} < T_j < 150 \text{ }^\circ\text{C};$  unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		Min.	Typ.	Max.		
<b>Input Voltage Sense</b>						
Sense threshold high	$V_{SIH}$	1.10	1.16	1.22	V	$V_{SI}$ increasing (see <a href="#">Figure 4</a> )
Sense threshold low	$V_{SIL}$	1.06	1.12	1.18	V	$V_{SI}$ decreasing (see <a href="#">Figure 4</a> )
Sense output low voltage	$V_{SOL}$	–	0.1	0.4	V	$V_{SI} < 1.01 \text{ V};$ $V_{I1} > 4.20 \text{ V};$ $I_{SO} = 0.5 \text{ mA}$
External SO pull-up resistor	$R_{SO \text{ ext}}$	9.2	–	–	$\text{k}\Omega$	$V_{Q1} = 5\text{V}$
Sense input current	$I_{SI}$	-1	0.1	1	$\mu\text{A}$	$V_{SI} = 5 \text{ V}$
Sense high reaction time	$t_{pd \text{ SO LH}}$	–	4.0	–	$\mu\text{s}$	–
Sense low reaction time	$t_{pd \text{ SO HL}}$	–	4.0	–	$\mu\text{s}$	–

- 1) Measured when the output voltage has dropped 100 mV from the nominal Value obtained at  $V_{I1} = 13.5 \text{ V}, V_{I2} = 13.5 \text{ V}.$
- 2) Watchdog off, Reset in slow mode.
- 3) Specified by design, not subject of production test.
- 4) Specified by design, not subject of production test.

### Application Information



**Figure 3 Application Diagram with Typical External Components**

A typical application of the TLE 7469 is shown in **Figure 3**. To prevent the regulation loop from oscillating a ceramic capacitor of  $C_{Q1/2} \geq 1 \mu\text{F}$  is required at each of the outputs Q1 and Q2. In contrast to most low drop voltage regulators the TLE 7469 only needs moderate capacitance at the outputs and tolerates ceramic capacitors to keep the stability. This offers more design flexibility to the circuit designer enabling also to operate the device without tantalum capacitors.

Additional a capacitor  $C_B$  of 10 ... 47  $\mu\text{F}$  should be used for each output Q1 and Q2 to suppress influences from load surges to the voltage levels. This one can either be an aluminum electrolytic capacitor or a tantalum capacitor following the application requirements.

General recommendation at  $T_j < 90^\circ\text{C}$  is to keep the drop over the equivalent serial resistor (ESR) together with the discharge of the blocking capacitor below 300mV.

Since the regulator output current roughly rises linearly with time the discharge of the capacitor can be calculated as:

$$dV_{C_B} = dI_Q \cdot dt / C_B$$

The drop across the ESR calculates as:

$$DV_{ESR} = DI * ESR \quad (5.2)$$

To prevent a reset the following relationship must be fulfilled:

$$DVC + DV_{ESR} < 300\text{mV} \quad (5.3)$$

Example: let us assume we have a load current change of 100mA and a blocking capacitor of 22 $\mu$ F.

$$DVC = 0.1\text{A} * 25\mu\text{s}/22\mu\text{F} = 114\text{mV}$$

So for the ESR we can allow

$$DV_{ESR} = 300\text{mV} - 114\text{mV} = 186\text{mV}$$


The permissible ESR becomes:

$$ESR = 186\text{mV}/100\text{mA} = 1.86\Omega$$

As a dual regulator the TLE 7469 for correct operation should be always supplied at both input pins I1 and I2 out of one voltage supply. The dual voltage regulator with both inputs accessible, offers the possibility to reduce the power dissipation in the package. This can be achieved by two different input voltages or a Drop Resistor\*  $R_{Vi}$  (see [Figure 3](#)) at the input pin I2 for the 2.6V output. If one of this options is chosen, care should be taken, to apply the device as described under "Table 3: Operating Range".

The reset output RO features an integrated pull-up resistor. Thus it can be directly coupled to the microcontroller reset input.

The sense comparator output SO is an open collector. An appropriate external pull-up resistor is typ. 5.6 k $\Omega$  ... 47 k $\Omega$ , the minimum value of 5.6 k $\Omega$  being defined by the max. sink current capability of the SO output transistor. If the sense comparator is not used of course the pull-up resistor can be spared. In this case the SI pin should be directly connected to Q1 in order to keep the comparator inactive.




**Figure 4 Sense Timing Diagram**

## Circuit Description

### Power On Reset

In order to avoid any system failure, a sequence of several conditions has to be passed. When the level of  $V_{Q2}$  reaches the reset threshold  $V_{RT}$ , the signal at RO remains LOW for the Power-up reset delay time  $T_{RD}$ . Then a second comparator checks whether  $V_{Q1} \geq V_{RT1}$  and only if this test is passed the reset output is switched to HIGH. The Reset output is only released (set to High level) if both output voltages have passed their specific reset threshold  $V_{RT1/2}$ . The reset function and timing is illustrated in [Figure 5](#).

The reset reaction time  $T_{RR}$  avoids wrong triggering caused by short "glitches" on the  $V_{Q2}$ -line. For power-fail, in case of  $V_{Q2}$  or  $V_{Q1}$  power down ( $V_{Q2} < V_{RT2}$  or  $V_{Q1} < V_{RT1}$  for  $t > T_{RR}$ ) a logic LOW signal is generated at the pin RO to reset an external microcontroller.



**Figure 5 Reset Function and Timing Diagram**

### Watchdog Operation


The watchdog uses a fraction of the charge pump oscillator's clock signal as timebase. Connecting the DT pin to Q1 or to Q2 the watchdog timebase can be adjusted. The watchdog can be turned off by a low level ( $V_{DT} \leq 0.8 \text{ V}$ ) applied to the DT pin. The timing values used in this text refer to typ. values with DT connected to Q1 (fast timing).

**Figure 6** shows the state diagram of the window watchdog (WWD). After power-on, the reset output signal at the RO pin (microcontroller reset) is kept LOW for the reset delay time  $T_{RD}$  of typ. 8 ms. With the LOW to HIGH transition of the signal at RO the device starts the ignore window time  $t_{CW}$  (32 ms). During this window the signal at the WDI pin is ignored. Next the WWD starts the open window. When a valid trigger signal is detected during the open window a closed window is initialized immediately. A trigger signal within




the closed window is interpreted as a pretrigger failure and results in a reset. After the closed window the open window with the duration  $t_{OW}$  is started again. The open window lasts at minimum until the trigger process has occurred, at maximum  $t_{OW}$  is 32 ms (typ. value with fast timing).

A HIGH to LOW transition of the watchdog trigger signal on pin WDI is taken as a trigger. To avoid wrong triggering due to parasitic glitches two HIGH samples followed by two LOW samples (sample period  $t_{sam}$  typ. 0.25 ms) are decoded as a valid trigger (see [Figure 7](#)). A reset is generated (RO goes LOW) if there is no trigger pulse during the open window or if a pretrigger occurs during the closed window. The triggering is correct also, if the first three samples (two HIGH one LOW) of the trigger pulse at pin WDI are inside the closed window and only the fourth sample (the second LOW sample) is taken in the open window.



**Figure 6 Window Watchdog State Diagram**



**Figure 7 Window Watchdog Definitions**

Package Outlines




Figure 8 P-DSO-12-4 (Plastic Dual Small Outline)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": <http://www.infineon.com/products>.

SMD = Surface Mounted Device

Dimensions in mm

---

**TLE 7469**

**Revision History:**      **2004-10-28**

Rev. 1.3

Previous Version:      1.21

---

	status final both products

---

**Edition 2004-10-28**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
81669 München, Germany**

**© Infineon Technologies AG 2004.  
All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.